)]}'
{
  "id": "73b577d3a179f49e8c729760873e09b215a0b0b4",
  "repo": "third_party/verible",
  "revision": "ee8d306975ffa331d0601bb2b4803f58a18e8328",
  "path": "verilog/transform/BUILD"
}
