)]}'
{
  "id": "0c6e44792ba23f81d88c6bb2cbfb1ae1a3c91234",
  "repo": "third_party/verible",
  "revision": "eead1ea854445a24aa65c438e408800e4234a7b9",
  "path": "verilog/preprocessor/BUILD"
}