)]}'
{
  "id": "13bb1e3e6cea0465076ffab9fe99ea268f3e5a6a",
  "repo": "third_party/verible",
  "revision": "fd02cb426a323faa6c68f3237de8b44620407cb3",
  "path": "verilog/CST/expression.h"
}