)]}'
{
  "id": "ae86c5e513dd9a5124d74bf1fdcc30e6fd09938f",
  "repo": "third_party/verible",
  "revision": "refs/heads/arm64-test",
  "path": "verilog/CST/BUILD"
}