)]}'
{
  "id": "73b577d3a179f49e8c729760873e09b215a0b0b4",
  "repo": "third_party/verible",
  "revision": "refs/heads/arm64-test",
  "path": "verilog/transform/BUILD"
}