)]}'
{
  "commit": "f9ca0aa4ba35f91ee3759fea8f6b9cf488949382",
  "tree": "f7c65af8acd8485f7aa6f292de7d365d6636d884",
  "parents": [
    "955fbd9469f4a4871a110f0a884dd9ab27a9535e"
  ],
  "author": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Wed Sep 23 08:39:00 2026 +0000"
  },
  "committer": {
    "name": "hzeller",
    "email": "h.zeller@acm.org",
    "time": "Wed Sep 23 08:39:00 2026 +0000"
  },
  "message": "Deploying to gh-pages from @ chipsalliance/verible@0f26265133bda3ade669bc36fc71a6e1f39ad809 🚀\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8f8617d24613bf95bd2727a5e50a0193baf97d30",
      "old_mode": 33188,
      "old_path": "index.md",
      "new_id": "f85c5a6e19307b28931c63f94c9c348ecea15c2c",
      "new_mode": 33188,
      "new_path": "index.md"
    },
    {
      "type": "modify",
      "old_id": "42063c16e2528d5ee5621bbcd6a3c6bd001da430",
      "old_mode": 33188,
      "old_path": "lint.md",
      "new_id": "f4b05fe47cf159143e8f209ad6e771edd1636be1",
      "new_mode": 33188,
      "new_path": "lint.md"
    },
    {
      "type": "modify",
      "old_id": "d52cae00936258e2199581a0e03cb560b88be205",
      "old_mode": 33188,
      "old_path": "verilog_format.md",
      "new_id": "5153abf44a1a342b6f98e1b71a724d3a98b6916c",
      "new_mode": 33188,
      "new_path": "verilog_format.md"
    },
    {
      "type": "modify",
      "old_id": "9741d86983298dabfcfcdf5ef4803a65aa8dce68",
      "old_mode": 33188,
      "old_path": "verilog_lint.md",
      "new_id": "4f9ce9167f22e197a0c42609873d3bd884282dcd",
      "new_mode": 33188,
      "new_path": "verilog_lint.md"
    },
    {
      "type": "modify",
      "old_id": "f4a67858c22f9495e397292be4068bc176df2c81",
      "old_mode": 33188,
      "old_path": "verilog_syntax.md",
      "new_id": "8b4a56b66715462b596565a60b46196c1205ee45",
      "new_mode": 33188,
      "new_path": "verilog_syntax.md"
    }
  ]
}