)]}'
{
  "id": "eb7e70a07f8a41d6d287d37eb408338da6f5af04",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "44951619c7c9f139168f369714f35be24fcfd01f",
      "name": "Makefile"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "cd0c4e7741de05d14f8209e8c78ab96e22f64d69",
      "name": "verilog_preprocessor.c++"
    }
  ]
}
