)]}'
{
  "id": "f5d4784c8d48e2be17f9afe33fd7f673f82cf3c6",
  "repo": "third_party/vtr-verilog-to-routing",
  "revision": "refs/heads/clock_modeling",
  "path": "abc/.hgignore"
}