)]}'
{
  "id": "235a06f0f4a0810883ccc97cf8d82624612de960",
  "repo": "third_party/vtr-verilog-to-routing",
  "revision": "refs/heads/clock_modeling_2",
  "path": "Makefile"
}