)]}'
{
  "id": "0ecdf61942245810f0663fc674da99ad96e44713",
  "repo": "third_party/yosys",
  "revision": "092cd72fbf993c943bda66be7a819b4552b7ef6b",
  "path": "manual/APPNOTE_010_Verilog_to_BLIF.tex"
}