)]}'
{
  "id": "0ecdf61942245810f0663fc674da99ad96e44713",
  "repo": "third_party/yosys",
  "revision": "165f5cb6cf3415bb56ddaef91079c558cd2f16d4",
  "path": "manual/APPNOTE_010_Verilog_to_BLIF.tex"
}