)]}'
{
  "commit": "3b405d985e789ecf0082f724d2d62d3752e4b60c",
  "tree": "22bc7aea6e7df31a45e2754e14e26a76f8d83423",
  "parents": [
    "0d037bf9d8d866239de15d72dc8c5acd7ab5e5cf"
  ],
  "author": {
    "name": "N. Engelhardt",
    "email": "nak@symbioticeda.com",
    "time": "Thu Oct 17 21:33:54 2019 +0200"
  },
  "committer": {
    "name": "N. Engelhardt",
    "email": "nak@symbioticeda.com",
    "time": "Thu Oct 17 21:33:54 2019 +0200"
  },
  "message": "Call memory_dff before DSP mapping to reserve registers (fixes #1447)\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b66c6bf57d6f15cceabead5be064fc880a9b31fc",
      "old_mode": 33188,
      "old_path": "techlibs/ice40/synth_ice40.cc",
      "new_id": "c942126e1b250bc163f62315f92e58bccfa86d3d",
      "new_mode": 33188,
      "new_path": "techlibs/ice40/synth_ice40.cc"
    },
    {
      "type": "modify",
      "old_id": "f13740865d3fe6e937ec49a5503cb118236fd5f8",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/synth_xilinx.cc",
      "new_id": "6f8254b59d7f23a5ab8fa175b14cdedaeb171c70",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/synth_xilinx.cc"
    }
  ]
}