)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "3c643c57dfee9956697e8629a746bc04439be5a2",
  "path": "manual/CHAPTER_Verilog.tex"
}