)]}'
{
  "id": "0ecdf61942245810f0663fc674da99ad96e44713",
  "repo": "third_party/yosys",
  "revision": "51e4e29bb1f7c030b0cac351c522dc41f7587be2",
  "path": "manual/APPNOTE_010_Verilog_to_BLIF.tex"
}