)]}'
{
  "commit": "6769d31ddbab341940af9b42b538fca60797fdf4",
  "tree": "a80cd15e8fdd3d4cf58ea30a7596c5d6a2a8b64b",
  "parents": [
    "f02623abb5d8338f034d7069844418af8912ab0f"
  ],
  "author": {
    "name": "David Shah",
    "email": "dave@ds0.me",
    "time": "Fri Oct 18 13:24:19 2019 +0100"
  },
  "committer": {
    "name": "David Shah",
    "email": "dave@ds0.me",
    "time": "Wed Oct 23 11:47:37 2019 +0100"
  },
  "message": "xilinx: Add support for UltraScale[+] BRAM mapping\n\nSigned-off-by: David Shah \u003cdave@ds0.me\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "3354605efc7a5d4e38d0f0e32aca7e3c0a1f82b2",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/Makefile.inc",
      "new_id": "6fc41f591a1f4b97fd3badd8cf827703477cb311",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/Makefile.inc"
    },
    {
      "type": "modify",
      "old_id": "9a4747ff37e4d3e26da85370f97366d3c30e7bd2",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_xtra.py",
      "new_id": "7cf1162bdda84c088f445c95f8a57b2770e3644f",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_xtra.py"
    },
    {
      "type": "modify",
      "old_id": "6566da832d330c2be9fac8b1647bde8c16ca85fc",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/synth_xilinx.cc",
      "new_id": "825addf84f651d40de30e0b65a70432d067c3d58",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/synth_xilinx.cc"
    },
    {
      "type": "rename",
      "old_id": "f1161114e9bb0cf40cb4d09977a69c9be29b6f2e",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/xc7_brams.txt",
      "new_id": "f1161114e9bb0cf40cb4d09977a69c9be29b6f2e",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/xc7_xcu_brams.txt",
      "score": 100
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f3e43d0d6e52c039e093316055cf09c5ea90029d",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/xcu_brams_bb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "6e7925b57bf245e6966c803e082cf2bcd5b9203c",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/xcu_brams_map.v"
    },
    {
      "type": "modify",
      "old_id": "4523b521028b7ac622f5fd269e9ae2b77687bde5",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/xcu_cells_xtra.v",
      "new_id": "3c83e0ef1b457ab4e8cc69f7336c70e323abce88",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/xcu_cells_xtra.v"
    }
  ]
}