)]}'
{
  "commit": "6cdea425b81fcfe1eec20cbfc4c4e27d46cb641d",
  "tree": "479662c910620126719f95acbd2ab7893496e1ed",
  "parents": [
    "7562e7304e2592ddd5a914ec723a6563c14141e0"
  ],
  "author": {
    "name": "Marcin Kościelnicki",
    "email": "koriakin@0x04.net",
    "time": "Sun Nov 24 16:05:45 2019 +0100"
  },
  "committer": {
    "name": "Marcin Kościelnicki",
    "email": "mwk@0x04.net",
    "time": "Mon Nov 25 20:40:39 2019 +0100"
  },
  "message": "clkbufmap: Add support for inverters in clock path.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e46971526ab15ec78ae42d066e74cdb4749048a7",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "1ce5d47ea6510fa9d7c41f1dfbeaa26f3fa2fd33",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "246932d81caa131f0fea37cd3264f1a19e88b596",
      "old_mode": 33188,
      "old_path": "passes/techmap/clkbufmap.cc",
      "new_id": "b9cd68883d8bec0fb7676825fc032fe2bffe3cb5",
      "new_mode": 33188,
      "new_path": "passes/techmap/clkbufmap.cc"
    },
    {
      "type": "modify",
      "old_id": "5faddcd523af0e76100129e44ed079db83e6c847",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_sim.v",
      "new_id": "fa33f4596f713e5c731d4d525c0acb6e7fa48dad",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_sim.v"
    },
    {
      "type": "modify",
      "old_id": "f1277864e26ccaa5913236a2b6a6e90a34290ad7",
      "old_mode": 33188,
      "old_path": "tests/techmap/clkbufmap.ys",
      "new_id": "b81a35e7488034627991c425fa87600bdea789ef",
      "new_mode": 33188,
      "new_path": "tests/techmap/clkbufmap.ys"
    }
  ]
}