)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "84f978bdc20494167a6a2c5f654b96c4f565a5e0",
  "path": "manual/CHAPTER_Verilog.tex"
}