)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "89834b98f7715b131193f8283f09d665b9290eff",
  "path": "manual/CHAPTER_Verilog.tex"
}