)]}'
{
  "id": "54a8bf7abcadfdc509571ae06caf350f23737444",
  "entries": [
    {
      "mode": 33188,
      "type": "blob",
      "id": "aadbcdcdd51512e5917e74772f92ba667c81ac0f",
      "name": ".gitignore"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "6a8462b4189ab968a98235f2095e5da6e72464ec",
      "name": "Makefile.inc"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "49281f7e79e6874bf16f3b523b28adb90c0c240c",
      "name": "const2ast.cc"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "7e107dc267b8cff6b7fbaa5c2cfac02586824243",
      "name": "preproc.cc"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "058d750c394522a2911edcb43be4f75cb8872e21",
      "name": "verilog_frontend.cc"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "a7c9b2fe6ab71303f037d7c0ee5dfb2896766d76",
      "name": "verilog_frontend.h"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "4a3090a7dc554b97cb164eb053ba28c64357889c",
      "name": "verilog_lexer.l"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "2cb408ea4d1b8e72aaee607a90ac69c086701acd",
      "name": "verilog_parser.y"
    }
  ]
}