)]}'
{
  "commit": "8bb43fde474f09dd1d59915e2f47d679bf614e1d",
  "tree": "e8358e04130f97c1652c1571e3e1fa76f646c552",
  "parents": [
    "0466c48533ad2831a95c6b63c3a190adb76499e9"
  ],
  "author": {
    "name": "Marcin Kościelnicki",
    "email": "mwk@0x04.net",
    "time": "Wed Nov 27 16:45:27 2019 +0100"
  },
  "committer": {
    "name": "Marcin Kościelnicki",
    "email": "mwk@0x04.net",
    "time": "Wed Nov 27 16:45:27 2019 +0100"
  },
  "message": "xilinx: Add models for LUTRAM cells.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1be43f9d456d23b9efa5032467e11f88ea40557e",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_sim.v",
      "new_id": "053358b24a31cb59fc30085a827bd7ad4970f827",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_sim.v"
    },
    {
      "type": "modify",
      "old_id": "82e403f780c29cb9fb7cf968e16fa9435149ea27",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_xtra.py",
      "new_id": "01bf382f06e0d36152d5e80e08715502c7d77b0f",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_xtra.py"
    },
    {
      "type": "modify",
      "old_id": "671d16e8a087ed1f1fb6ae704dfd486447c770d2",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_xtra.v",
      "new_id": "4fb7110b685723e5cd500045121f86fc244de0f8",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_xtra.v"
    }
  ]
}