)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "991c2ca95bfac2bedd9fd622dbef15611021a8be",
  "path": "manual/CHAPTER_Verilog.tex"
}