)]}'
{
  "commit": "991c2ca95bfac2bedd9fd622dbef15611021a8be",
  "tree": "d97236975007054d0c294c79420207efacf94a72",
  "parents": [
    "ebb059896a55efacf1d90f78dbd25faff30969e2"
  ],
  "author": {
    "name": "Eddie Hung",
    "email": "eddie@fpgeh.com",
    "time": "Sat Oct 05 08:56:37 2019 -0700"
  },
  "committer": {
    "name": "Eddie Hung",
    "email": "eddie@fpgeh.com",
    "time": "Sat Oct 05 08:56:37 2019 -0700"
  },
  "message": "Add comment on why we have to match for clock-enable/reset muxes\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "09d94ff4b6caa478bb8483966417233d16dd4edf",
      "old_mode": 33188,
      "old_path": "passes/pmgen/xilinx_dsp.pmg",
      "new_id": "604aa222b042ce7580c63194c0d0a6570d5bcc38",
      "new_mode": 33188,
      "new_path": "passes/pmgen/xilinx_dsp.pmg"
    },
    {
      "type": "modify",
      "old_id": "3f84864067e76f7d47bf00b2aee7eeb79eec0527",
      "old_mode": 33188,
      "old_path": "passes/pmgen/xilinx_dsp_CREG.pmg",
      "new_id": "2408d483ab4fe69f8c2d9791dfce35e72468f936",
      "new_mode": 33188,
      "new_path": "passes/pmgen/xilinx_dsp_CREG.pmg"
    },
    {
      "type": "modify",
      "old_id": "42d1aee6c04e24fd31e45258f0cd3bfe45276d85",
      "old_mode": 33188,
      "old_path": "passes/pmgen/xilinx_dsp_cascade.pmg",
      "new_id": "7a32df2b7d25231c3819864c085b50f5b65aee34",
      "new_mode": 33188,
      "new_path": "passes/pmgen/xilinx_dsp_cascade.pmg"
    }
  ]
}