)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "a834cfa50ac9a22621691c9e3c6304e5faabef98",
  "path": "manual/CHAPTER_Verilog.tex"
}