)]}'
{
  "id": "0ecdf61942245810f0663fc674da99ad96e44713",
  "repo": "third_party/yosys",
  "revision": "a9efd2e81cd502665ee034f64c85b11e34dfd9bb",
  "path": "manual/APPNOTE_010_Verilog_to_BLIF.tex"
}