)]}'
{
  "id": "0ecdf61942245810f0663fc674da99ad96e44713",
  "repo": "third_party/yosys",
  "revision": "b1c66427f50d28f7c2184d711eb778ee857b7d6e",
  "path": "manual/APPNOTE_010_Verilog_to_BLIF.tex"
}