)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "bd5889640bbcbb11c80360893fcf17d9399cef8a",
  "path": "manual/CHAPTER_Verilog.tex"
}