)]}'
{
  "commit": "bf16a3a37273e3e9a84a2aa03c868092899b63c3",
  "tree": "8069afc705a839624698eca0f67cc0c8ecd8fe2e",
  "parents": [
    "838077c221bb6a36e4a7e54df22feaa133db48e9"
  ],
  "author": {
    "name": "David Shah",
    "email": "dave@ds0.me",
    "time": "Fri Nov 22 09:04:54 2019 +0000"
  },
  "committer": {
    "name": "David Shah",
    "email": "dave@ds0.me",
    "time": "Fri Nov 22 15:08:22 2019 +0000"
  },
  "message": "hierarchy: Resolve SV wildcard port connections\n\nSigned-off-by: David Shah \u003cdave@ds0.me\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "fc8df1940b8fe0f643239029233ff76d5e1af1e3",
      "old_mode": 33188,
      "old_path": "frontends/verilog/verilog_parser.y",
      "new_id": "1758354c5ee42cdc6021b781e6e5d97262011200",
      "new_mode": 33188,
      "new_path": "frontends/verilog/verilog_parser.y"
    },
    {
      "type": "modify",
      "old_id": "d8a628448ffcabd0166300489cb021b4e6b986cd",
      "old_mode": 33188,
      "old_path": "passes/hierarchy/hierarchy.cc",
      "new_id": "0704c26512efbae2c18c58a4fba14946ba62ca76",
      "new_mode": 33188,
      "new_path": "passes/hierarchy/hierarchy.cc"
    }
  ]
}