)]}'
{
  "id": "1bc2778760e46c70333382930b772061c3f52fa0",
  "repo": "third_party/yosys",
  "revision": "c1921b45619fbca4cbcafe3cd9cfdc0fe29e251c",
  "path": "manual/APPNOTE_012_Verilog_to_BTOR.tex"
}