)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "c61186dd9d802c2e62fb218527b3328ac1754d9d",
  "path": "manual/CHAPTER_Verilog.tex"
}