)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "da1c8d8d3d531a72479fd22c86870b0168e156ab",
  "path": "manual/CHAPTER_Verilog.tex"
}