)]}'
{
  "id": "e9ca6114e01a98f890f166b7d425c5591a586791",
  "repo": "third_party/yosys",
  "revision": "e8ef3fcdfcacbc711a4722deee95f0707634bed0",
  "path": "manual/CHAPTER_Verilog.tex"
}