)]}'
{
  "commit": "9204c444650ff1ca39ef206cf4a61545294f7549",
  "tree": "fbe64141ef0390e7f61e565fac3c86eb2e6be18c",
  "parents": [
    "7ea0a5937ba2572f6d9d62e73e24df480c49561d"
  ],
  "author": {
    "name": "Marcin Kościelnicki",
    "email": "koriakin@0x04.net",
    "time": "Thu Nov 21 13:05:30 2019 +0100"
  },
  "committer": {
    "name": "Marcin Kościelnicki",
    "email": "koriakin@0x04.net",
    "time": "Thu Nov 21 13:07:01 2019 +0100"
  },
  "message": "xilinx: Add simulation model for DSP48 (Virtex 4).\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5faddcd523af0e76100129e44ed079db83e6c847",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_sim.v",
      "new_id": "ac195d5df862f5687a378cb58df8e6d898fc2622",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_sim.v"
    },
    {
      "type": "modify",
      "old_id": "f401ebe7817875dcd57e7f181683094fb1a88771",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_xtra.py",
      "new_id": "c61215ba61a9715e8706c6a42bb2fa07bfb4df12",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_xtra.py"
    },
    {
      "type": "modify",
      "old_id": "ce0949f2cbc7bb8866c93d6d76a03ddc0f7a464e",
      "old_mode": 33188,
      "old_path": "techlibs/xilinx/cells_xtra.v",
      "new_id": "9bb0a6ca8c4d3be0e98cfe091b3a11e52325f08e",
      "new_mode": 33188,
      "new_path": "techlibs/xilinx/cells_xtra.v"
    }
  ]
}