Google Git
Sign in
foss-fpga-tools/vtr-xml-utils/0fb5ce4a1afcbd1055315eff03abc63bcd32260e
commit
0fb5ce4a1afcbd1055315eff03abc63bcd32260e
[log]
author
Tim 'mithro' Ansell <me@mith.ro>
Tue May 14 18:13:00 2019 -0700
committer
Grzegorz Latosinski <glatosinski@antmicro.com>
Fri Nov 08 16:07:06 2019 +0100
tree
8dbe4e64fc526cded25c4b338de39dd3df66ea28
parent
7cddeda2d44472d9940f961c141db316a60d6553 [diff]
xml: Cleanup handling of fasm_mux metadata.

 * Only output it when requested.
 * Fixed indenting.
 * Add test which shows levels.

Signed-off-by: Tim 'mithro' Ansell <me@mith.ro>
4 files changed
tree: 8dbe4e64fc526cded25c4b338de39dd3df66ea28
  1. .gitignore/
  2. vtr_xml_utils/
  3. attribute-cleanup.golden.xml
  4. attribute-cleanup.xml
  5. CMakeLists.txt
  6. CODE_OF_CONDUCT.md
  7. composable-interconnect-fasm-mux-levels.golden.xml
  8. composable-interconnect-fasm-mux-levels.xml
  9. composable-interconnect-fasm-mux.golden.xml
  10. composable-interconnect-fasm-mux.xml
  11. composable-interconnect-implicit-parent.golden.xml
  12. composable-interconnect-implicit-parent.xml
  13. composable-loc-implicit-parent.golden.xml
  14. composable-loc-implicit-parent.xml
  15. CONTRIBUTING.md
  16. COPYING
  17. explicit-port.golden.xml
  18. explicit-port.xml
  19. full-test-inner.xml
  20. full-test.golden.xml
  21. full-test.xml
  22. MANIFEST.in
  23. pack_pattern-merge-type-into-name.golden.xml
  24. pack_pattern-merge-type-into-name.xml
  25. pack_pattern-strip-from-pb_type-ports.golden.xml
  26. pack_pattern-strip-from-pb_type-ports.xml
  27. README.md
  28. setup.cfg
  29. setup.py
  30. tox.ini
  31. xml-explicit-port.xml
  32. xsl_tests.cmake
README.md

Utilities for working with VtR XML Files

This repository contains utilities for working with Verilog to Routing XML files.