)]}'
{
  "commit": "14d36704fcd4787d9767fc0359cc7be075559d9b",
  "tree": "59c58669959292122b046577df910d455c825bae",
  "parents": [
    "23669fb15ae896ba0493ef4387f8551f5b034fdd"
  ],
  "author": {
    "name": "Mariusz Glebocki",
    "email": "mglebocki@antmicro.com",
    "time": "Mon Mar 27 20:51:13 2023 +0200"
  },
  "committer": {
    "name": "Mariusz Glebocki",
    "email": "mglebocki@antmicro.com",
    "time": "Mon Mar 27 20:51:13 2023 +0200"
  },
  "message": "Initialize and cleanup attr_ids before/after design processing.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "0025a17fb18bd4f9cd4388531ad6dffb78286f57",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.cc",
      "new_id": "40e80cdb8c7bdb0b8b15d492c3977402bd25eda8",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.cc"
    },
    {
      "type": "modify",
      "old_id": "ad71834f93c6eec56bee0825a6454b0890383424",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.h",
      "new_id": "81679e3add03804c54e933a8d027f1184652504a",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.h"
    },
    {
      "type": "modify",
      "old_id": "4233357dccabe80c212794b946836eba859c07c5",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/uhdmsurelogastfrontend.cc",
      "new_id": "a0e71a60b4d3c23a6d4e15f346b8708fbb2750ce",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/uhdmsurelogastfrontend.cc"
    }
  ]
}