)]}'
{
  "commit": "37b40cc14b384186ec816d1fcc3540027c7f87c0",
  "tree": "f350948c2b24e785de85a1f78d27fa33c87dd98c",
  "parents": [
    "f8af8a58eef7fc82873b28acc920094ee8215a43"
  ],
  "author": {
    "name": "Krzysztof Bieganski",
    "email": "kbieganski@antmicro.com",
    "time": "Mon Jun 20 16:19:05 2022 +0200"
  },
  "committer": {
    "name": "Krzysztof Bieganski",
    "email": "kbieganski@antmicro.com",
    "time": "Wed Jun 29 13:10:15 2022 +0200"
  },
  "message": "Support `break` and `continue`\n\nSigned-off-by: Krzysztof Bieganski \u003ckbieganski@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "62f7d6788fffc2d5f18e993820af52899bf9f0d2",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.cc",
      "new_id": "46a91f8ae3d650c701a9490d52dfe4415b012803",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.cc"
    },
    {
      "type": "modify",
      "old_id": "af0b808eeedcee0e7e64e2e2f022c27c5672869e",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.h",
      "new_id": "8f6a3689cbf76625ba32da35bc9c1b381702a9e0",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.h"
    },
    {
      "type": "modify",
      "old_id": "d6d9be86890e2c5c707c775555b3e3648f5ce6e9",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAstUpstream.cc",
      "new_id": "921acf1b06fb15b852d483de658bf181e0968401",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAstUpstream.cc"
    },
    {
      "type": "modify",
      "old_id": "14a19159f1bb1e7091d90ae393a2b1adb58c2c91",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/Makefile",
      "new_id": "378788fa84d126b0fa5094655a95b1e29b449e6b",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "74a27c2913662786e898609249b259d4f237623c",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/break_continue/break_continue.golden.out"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "166c38e3bf977bc8a0ed15305fb1bdc5d8707b47",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/break_continue/break_continue.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d06d60b5f7f8de3a72041f8b399d9e41b234b95d",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/break_continue/break_continue.v"
    }
  ]
}