)]}'
{
  "commit": "41227d2c708b4f86486227bba9c420c9e2be3fa7",
  "tree": "9f1996c95f6b0506e8b95c91bc87d88d047de4aa",
  "parents": [
    "0b25285ba3d25440337b098a5e0f82fa8de79847"
  ],
  "author": {
    "name": "Kamil Rakoczy",
    "email": "krakoczy@antmicro.com",
    "time": "Fri Jun 16 11:22:42 2023 +0200"
  },
  "committer": {
    "name": "Mariusz Glebocki",
    "email": "mglebocki@antmicro.com",
    "time": "Tue Jul 04 22:03:00 2023 +0200"
  },
  "message": "Don\u0027t visit vpiFullName\n\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1b6fdf0a8cf263d260dd1bc5f08a3aef7a99d8f1",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.cc",
      "new_id": "a13c8dec7062bb34e8221eb7525be9b8fae8fadc",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.cc"
    },
    {
      "type": "modify",
      "old_id": "bf2d1b5588adbe02ad397ddf1fb844130e0ea758",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.h",
      "new_id": "d60e82700dc7fcc834a872b898141bdfd096fd29",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.h"
    }
  ]
}