)]}'
{
  "commit": "62c6550f86ddf1ac3c6100c4f7b8dc6e80042797",
  "tree": "6d665816c2c32f73ba64e743793ad842a0a698b4",
  "parents": [
    "dd4cf9b3109ee033a63867887c32ed8526a87774"
  ],
  "author": {
    "name": "Mariusz Glebocki",
    "email": "mglebocki@antmicro.com",
    "time": "Wed May 10 13:40:30 2023 +0200"
  },
  "committer": {
    "name": "Mariusz Glebocki",
    "email": "mglebocki@antmicro.com",
    "time": "Mon May 15 16:13:46 2023 +0200"
  },
  "message": "systemverilog-plugin: Remove temporary test files.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "94f6563e70687d2fb4c2c4c0171c37a56815b4ed",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/Makefile",
      "new_id": "dcdbafd7e4a4577307ee438b79bf01d413d94d98",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/Makefile"
    },
    {
      "type": "modify",
      "old_id": "911db189c11be1f5fcd455a958c9de352a9db0bf",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/break_continue/break_continue.tcl",
      "new_id": "ce1b4cf2484c110e840c18080b890d2b8e4e65ea",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/break_continue/break_continue.tcl"
    },
    {
      "type": "modify",
      "old_id": "56c9c03e30edf7550da44e08193c10fb497c082a",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/counter/counter.tcl",
      "new_id": "1904a4beb7237ad089cdbaed3a503238a0625410",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/counter/counter.tcl"
    },
    {
      "type": "modify",
      "old_id": "86cfee54e825ff3774c8492d7888a1c8996cde6b",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/debug-flag/debug-flag.tcl",
      "new_id": "17b84dbc84e0f2b1a1a9b43faa0ffe77f2195d4a",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/debug-flag/debug-flag.tcl"
    },
    {
      "type": "modify",
      "old_id": "66398344bc6a79cd18b5f4a0442aadef21b0116a",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/defaults/defaults.tcl",
      "new_id": "14750d7368c11a71d17f8b46aa9cc6246cb7d947",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/defaults/defaults.tcl"
    },
    {
      "type": "modify",
      "old_id": "81a93d4127798286e219d6d50c0d070ad24a9d33",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/defines/defines.tcl",
      "new_id": "f1ccc6720f9dc55958357262656f28cef62f4b33",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/defines/defines.tcl"
    },
    {
      "type": "modify",
      "old_id": "e383c080ef604bbc2418eae6124d75b91246b80a",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/formal/formal.tcl",
      "new_id": "2eba6acde6bcc84b7df22bcccd531426be04c76e",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/formal/formal.tcl"
    },
    {
      "type": "modify",
      "old_id": "3a3cc6dfd605973384e8be83c462a0e02effca7b",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/report-flag/report-flag.tcl",
      "new_id": "df1b087f62f59a2ba9a8f23896b8cb845a3fe43c",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/report-flag/report-flag.tcl"
    },
    {
      "type": "modify",
      "old_id": "e9eec9258f629f65e61aab7a1e985d88ded8e3e5",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/separate-compilation/separate-compilation.tcl",
      "new_id": "82cbfc93b5ac21eebb39ccb69180693733744e85",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/separate-compilation/separate-compilation.tcl"
    },
    {
      "type": "modify",
      "old_id": "d7e047898dadd6794e66e42f93f0b5e49604b24e",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/translate_off/translate_off.tcl",
      "new_id": "15e411b142b33d3da18eda3a45655e8bd249096a",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/translate_off/translate_off.tcl"
    }
  ]
}