tree c153ffc95784ca789af6d19f19a07a29b760d176
parent 3235612c0c9a5091398a907552040f1de62c0fa5
parent 96150ae7320bc43d62cdf7a16da87302dc258c7b
author Youssef Kandil <youssefkandil@aucegypt.edu> 1673733468 +0200
committer GitHub <noreply@github.com> 1673733468 +0200
gpgsig -----BEGIN PGP SIGNATURE-----
 
 wsBcBAABCAAQBQJjwyVcCRBK7hj4Ov3rIwAAAQEIAAYr5wZt83vpqJ9xekF28i2R
 nzQxQjdmeQFIpMRTxOK1GWZ7CcdJwyy+Yf5Q5lZLX19SIFZKcgHldY3ctGjG4clV
 iM0i53kMF5JOCqy1WPg5JupvsHonpYR5Y/Bflw/IUjmBL0kHxgmiCzQZYXWHw5QK
 Aa5vOv9ZImzsAOesbwmVEMwnuWpJSO+vxXlCMTn2cqGolnmhYvBeZ/W/tjOfJJFC
 h0AdRLR8rtWJ6o7pGUrI66TPAMu6Xq59XVIk68suKrm8MtaPduqlz7TDuEkYirTp
 ZL7C6UXH92SUH6bKCg9AdQLrw37zI2Rh5piXcaIWLf6PvthxgwKW58UoMzkTI8M=
 =F6kA
 -----END PGP SIGNATURE-----
 

Merge branch 'chipsalliance:main' into clock_gating