)]}'
{
  "commit": "75df29e1c68353d9c9b5b3db7f4748e057d3d6a1",
  "tree": "22e9d0599167ed9e4d4079cef166a8a784eae0cc",
  "parents": [
    "37b40cc14b384186ec816d1fcc3540027c7f87c0"
  ],
  "author": {
    "name": "Kamil Rakoczy",
    "email": "krakoczy@antmicro.com",
    "time": "Wed Jun 29 13:47:05 2022 +0200"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Wed Jun 29 11:47:05 2022 +0000"
  },
  "message": "Skip non-synthesizable objects (#243)\n\n* Skip non-synthesizable objects\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Add check for case node\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Add AST_BLOCK if not present in initial\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Add AST_BLOCK if stmt is missing in always\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Add AST_BLOCK if stmt is missing in initial\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Check if node is present in hier_path\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Check for node in if_else\r\n\r\nSigned-off-by: Kamil Rakoczy \u003ckrakoczy@antmicro.com\u003e\r\n\r\n* Rely on UHDM\u0027s SynthSubset to filter out non-synthesizables\r\n\r\nSigned-off-by: Krzysztof Bieganski \u003ckbieganski@antmicro.com\u003e\r\n\r\nCo-authored-by: Krzysztof Bieganski \u003ckbieganski@antmicro.com\u003e",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "46a91f8ae3d650c701a9490d52dfe4415b012803",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.cc",
      "new_id": "7f1d2b32d20d92f819ad1195bbcf9eb52837d6db",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.cc"
    },
    {
      "type": "modify",
      "old_id": "8f6a3689cbf76625ba32da35bc9c1b381702a9e0",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.h",
      "new_id": "b7877a61e173cc0d302b67b0e1e61f12443ed92e",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.h"
    },
    {
      "type": "modify",
      "old_id": "4874ee8bae33d82cb316405ea66a76d9db68db7b",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/uhdmastfrontend.cc",
      "new_id": "c09688c9053badec612d39524fbc6bb16ec223d5",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/uhdmastfrontend.cc"
    },
    {
      "type": "modify",
      "old_id": "97990551b567fe19d013a7125b47bae9fae2b9a3",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/uhdmastshared.h",
      "new_id": "2fa3e8bc16f9c5012194bd7b127f5313077458b4",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/uhdmastshared.h"
    },
    {
      "type": "modify",
      "old_id": "6fcb0f9dce0b55fe3ea40722cab878ecf18fd907",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/uhdmcommonfrontend.h",
      "new_id": "3d5ff169dd9fb987833db4e166a41e5f8e950418",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/uhdmcommonfrontend.h"
    },
    {
      "type": "modify",
      "old_id": "39cc7516843a71d787b5236b9ecec451a8518bb0",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/uhdmsurelogastfrontend.cc",
      "new_id": "f2beaee28e87768a70b79e0fbe40923a6d25067d",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/uhdmsurelogastfrontend.cc"
    }
  ]
}