)]}'
{
  "commit": "875c646c1b305cee833e80a692a7ba18739e81b1",
  "tree": "2fae219b2aa940d911620b823967481aa7eaa034",
  "parents": [
    "126336fcfa50fe300a7067c8f3799e5720530dca"
  ],
  "author": {
    "name": "Paweł Czarnecki",
    "email": "pczarnecki@antmicro.com",
    "time": "Thu Mar 03 12:37:49 2022 +0100"
  },
  "committer": {
    "name": "Paweł Czarnecki",
    "email": "pczarnecki@antmicro.com",
    "time": "Thu Mar 03 12:37:49 2022 +0100"
  },
  "message": "tests: sim: include simulation models\n\nSigned-off-by: Paweł Czarnecki \u003cpczarnecki@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "84af52098828341e01b4e09b5dca98dc36941b95",
      "old_mode": 33188,
      "old_path": "Makefile_test.common",
      "new_id": "db3cc3c1a0d3faab9a7a16007044722f307a439b",
      "new_mode": 33188,
      "new_path": "Makefile_test.common"
    }
  ]
}