)]}'
{
  "commit": "8d56ddfe11a1c51de3c8f0c32578028f6db97a85",
  "tree": "20e1a1739252f47728db61d3485d30ba5ca8159d",
  "parents": [
    "200133aae9d98a496b3c837b6e02a154cd5a9af4"
  ],
  "author": {
    "name": "Rafal Kapuscik",
    "email": "rkapuscik@antmicro.com",
    "time": "Mon Dec 12 15:06:50 2022 +0100"
  },
  "committer": {
    "name": "Rafal Kapuscik",
    "email": "rkapuscik@antmicro.com",
    "time": "Mon Dec 12 15:06:50 2022 +0100"
  },
  "message": "Test -U\n\nSigned-off-by: Rafal Kapuscik \u003crkapuscik@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8cd653be152e63aa509a2d503722c295bd20def8",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/defines/defines.tcl",
      "new_id": "030c1ad0be4c874ae8f442bffc882a41a18818e9",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/defines/defines.tcl"
    },
    {
      "type": "modify",
      "old_id": "407aac1957c9ed94163f50d025d82e4b436e4b50",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/tests/defines/defines.v",
      "new_id": "528e9f19f6f247a24b526dc294fe70763b097c22",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/tests/defines/defines.v"
    }
  ]
}