)]}'
{
  "commit": "90fdbc4426f1c29dac6262589eeaddcd41e1be85",
  "tree": "61654b1f893589f3017ce712030c4dc0429b4cdf",
  "parents": [
    "7c89a55eb20efa4184fefa5c0bd1096d311a6ded"
  ],
  "author": {
    "name": "Karol Gugala",
    "email": "kgugala@antmicro.com",
    "time": "Tue Jan 23 17:07:51 2024 +0100"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Tue Jan 23 17:07:51 2024 +0100"
  },
  "message": "systemverilog-plugin: update synlig link",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "c67fd2e712ffe7e06d5decaf4f7102fed31c77a9",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/README.md",
      "new_id": "26c418eda67348fdc8d16d7cf9182d9c96981405",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/README.md"
    }
  ]
}