)]}'
{
  "commit": "bf82038de0f3f20cdd6c2409ffa75d1012107b3a",
  "tree": "d7d5c9e233bd4ec8f9edad2da885b8da701bf036",
  "parents": [
    "9d61b87365a8b3cb7f48010795c4a2742429d0c3"
  ],
  "author": {
    "name": "Paweł Czarnecki",
    "email": "pczarnecki@antmicro.com",
    "time": "Fri Mar 04 13:36:44 2022 +0100"
  },
  "committer": {
    "name": "Paweł Czarnecki",
    "email": "pczarnecki@antmicro.com",
    "time": "Wed Mar 09 10:48:24 2022 +0100"
  },
  "message": "ql-qlf: qlf_k6n10f: bram: add post synthesis simulation tests\n\nSigned-off-by: Paweł Czarnecki \u003cpczarnecki@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "fef6c3166b7dc1dfe2bb73271528bae5bb11da44",
      "old_mode": 33188,
      "old_path": "ql-qlf-plugin/tests/Makefile",
      "new_id": "21b68b69bdc85cdca70f56377453116f0c9b894e",
      "new_mode": 33188,
      "new_path": "ql-qlf-plugin/tests/Makefile"
    },
    {
      "type": "modify",
      "old_id": "d304fa5770a8cf97320fcd6f3e6876ccc31d47b8",
      "old_mode": 33188,
      "old_path": "ql-qlf-plugin/tests/qlf_k6n10f/bram_tdp/bram_tdp.tcl",
      "new_id": "f3a53490ef0d061ed0745cf3d140603bd3c551ee",
      "new_mode": 33188,
      "new_path": "ql-qlf-plugin/tests/qlf_k6n10f/bram_tdp/bram_tdp.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "06b45cc47c53e775dc6681691359ec408459c84a",
      "new_mode": 33188,
      "new_path": "ql-qlf-plugin/tests/qlf_k6n10f/bram_tdp/sim/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "90cbf4ee9e83347034b7a9b22171b1f08c7fcfa4",
      "new_mode": 33188,
      "new_path": "ql-qlf-plugin/tests/qlf_k6n10f/bram_tdp/sim/bram_tdp_tb.v"
    }
  ]
}
