)]}'
{
  "commit": "f8af8a58eef7fc82873b28acc920094ee8215a43",
  "tree": "5824e780346c316035766918c9b73f7c8118a2d5",
  "parents": [
    "c9af547bf7241d260e1c36af916926533e6ebfd5"
  ],
  "author": {
    "name": "Krzysztof Bieganski",
    "email": "kbieganski@antmicro.com",
    "time": "Tue Jun 28 14:42:22 2022 +0200"
  },
  "committer": {
    "name": "Krzysztof Bieganski",
    "email": "kbieganski@antmicro.com",
    "time": "Wed Jun 29 08:42:32 2022 +0200"
  },
  "message": "Support `longint` typespec\n\nSigned-off-by: Krzysztof Bieganski \u003ckbieganski@antmicro.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9ed51563ce3422f9d21ce418d27e3ba3cc477ea5",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.cc",
      "new_id": "62f7d6788fffc2d5f18e993820af52899bf9f0d2",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.cc"
    },
    {
      "type": "modify",
      "old_id": "cc849794ffad71e688b93baba6bd4b8ff54ef710",
      "old_mode": 33188,
      "old_path": "systemverilog-plugin/UhdmAst.h",
      "new_id": "af0b808eeedcee0e7e64e2e2f022c27c5672869e",
      "new_mode": 33188,
      "new_path": "systemverilog-plugin/UhdmAst.h"
    }
  ]
}