diff --git a/README.md b/README.md
index d440eae..12700e0 100644
--- a/README.md
+++ b/README.md
@@ -99,7 +99,7 @@
 
 ## SystemVerilog plugin
 
-The SystemVerilog plugin has been moved to [chipsalliance/systemverilog-plugin](https://github.com/chipsalliance/systemverilog-plugin).
+The SystemVerilog plugin has been moved to [chipsalliance/synlig](https://github.com/chipsalliance/synlig).
 
 ## Clock Gating plugin