blob: 9e560bd78ce46749c685467713a5a1a217740a97 [file] [log] [blame]
# Routing Mux Bits
.mux W1_JDIB
W1_INDDB_SIOLOGIC F21B0
# Non-Routing Configuration
.config_enum CCLK.MODE NONE
NONE !F40B1
USRMCLK F40B1
.config_enum PIOB.BASE_TYPE NONE
BIDIR_LVCMOS12 F0B1 F2B1 F7B1 F54B0 F55B0
BIDIR_LVCMOS15 F5B1 F23B1 F54B0 F55B0
BIDIR_LVCMOS18 F7B1 F54B0 F55B0
BIDIR_LVCMOS25 F0B1 F1B1 F7B1 F11B1 F54B0 F55B0
BIDIR_LVCMOS33 F0B1 F1B1 F2B1 F7B1 F11B1 F12B1 F13B1 F14B1 F54B0 F55B0
BIDIR_LVTTL33 F0B1 F1B1 F2B1 F7B1 F11B1 F12B1 F13B1 F14B1 F54B0 F55B0
INPUT_LVCMOS12 F0B1 F2B1 F7B1
INPUT_LVCMOS15 F7B1
INPUT_LVCMOS18 F7B1
INPUT_LVCMOS25 F0B1 F1B1 F7B1 F11B1
INPUT_LVCMOS33 F0B1 F1B1 F2B1 F7B1 F11B1
INPUT_LVTTL33 F0B1 F1B1 F2B1 F7B1 F11B1
NONE -
OUTPUT_LVCMOS12 F5B1 F7B1 F54B0 F55B0
OUTPUT_LVCMOS15 F5B1 F7B1 F54B0 F55B0
OUTPUT_LVCMOS18 F5B1 F7B1 F54B0 F55B0
OUTPUT_LVCMOS25 F5B1 F7B1 F54B0 F55B0
OUTPUT_LVCMOS33 F5B1 F7B1 F12B1 F13B1 F14B1 F54B0 F55B0
OUTPUT_LVTTL33 F5B1 F7B1 F12B1 F13B1 F14B1 F54B0 F55B0
.config_enum PIOB.DRIVE
12 !F12B1 !F13B1 !F14B1 F15B1 !F16B1
16 F12B1 F13B1 F14B1 F15B1 !F16B1
4 !F12B1 !F13B1 F14B1 F15B1 F16B1
8 F12B1 F13B1 F14B1 !F15B1 !F16B1
.config_enum PIOB.HYSTERESIS OFF
OFF !F11B1
ON F11B1
.config_enum PIOB.OPENDRAIN
OFF F7B1 F12B1 F13B1 F14B1 !F23B1
ON !F7B1 !F12B1 !F13B1 !F14B1 F23B1
.config_enum PIOB.PULLMODE DOWN
DOWN !F5B1 !F6B1
NONE F5B1 !F6B1
UP F5B1 F6B1
.config_enum PIOB.SLEWRATE SLOW
FAST F22B1
SLOW !F22B1
# Fixed Connections