Google Git
Sign in
foss-fpga-tools / prjtrellis-db / db10c209a3c19096cafd0e48b3a0a285689265a8 / . / ECP5 / tiledata / MIB2_DSP0 / bits.db
blob: aded8a67b4ec586204370fb2d5113ece3a4b6953 [file] [log] [blame]
# Routing Mux Bits
# Non-Routing Configuration
.config_enum MULT18_0.REG_PIPELINE_CLK CLK3
CLK0 -
CLK1 -
CLK2 -
CLK3 -
NONE F27B1 F28B1 F79B1 F83B1
# Fixed Connections