Sign in
foss-fpga-tools
/
prjtrellis
/
0cd660dc6929e780d424b9a097c3942e64ac5f11
/
.
/
minitests
/
wire
/
wire_pad.v
blob: 13bed6fab0596aab7678f5e2cb428863c496f1bd [
file
] [
log
] [
blame
]
module
top
(
input a
,
output q
);
assign q
=
a
;
endmodule
