Sign in
foss-fpga-tools
/
prjtrellis
/
25e95bc95084e50f941f81f3d68dca3cd8dd2af5
/
.
/
minitests
/
wire
/
wire_pad.v
blob: 13bed6fab0596aab7678f5e2cb428863c496f1bd [
file
] [
log
] [
blame
]
module
top
(
input a
,
output q
);
assign q
=
a
;
endmodule
