Sign in
foss-fpga-tools
/
prjtrellis
/
29f1dfa8bbd2623d776760f08c302cbd5e156f6b
/
.
/
minitests
/
wire
/
wire.v
blob: 13bed6fab0596aab7678f5e2cb428863c496f1bd [
file
] [
log
] [
blame
]
module
top
(
input a
,
output q
);
assign q
=
a
;
endmodule
